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Overview
This document describes a family quantum circuits and associated techniques and design principles which collectively serve to efficiently transfer data, specifically binary data or bits, from the classical domain (classical world) into the quantum domain (quantum world). In addition, the quantum data is formatted into quantum states for follow-on processing by efficient quantum algorithms.
Block diagram description of a quantum algorithm
The three generic stages of execution in a quantum computer are shown in Figure 1 . The work in this document concerns the leftmost, green stage shown in Figure 1 labeled Load classical data into quantum format.
Load classical data into quantum format Quantum Computation Extract quantum results into classical data
Time ∼ # gates 
The data loading quantum circuits
Quantum circuits for loading classical data into quantum states for processing by a quantum computer are the focus of this document. As different quantum algorithms have varying constraints on how the classical input data is loaded and formatted into the corresponding quantum states, a number of data loading circuits will be presented. The utility and usage of each data loading circuit is discussed in the context of the quantum algorithms to which the classical data is being passed.
Quantum state formats for representing classical data
Consider the problem of mapping a matrix of classical single bit values (b ij ) into a quantum state. As an example, take the 2 by 2 matrix A = b 00 b 01 b 10 b 11 . Note that for bit b ij , the i subscript indicates the row, with i = 0 or 1, and the j subscript indicates the column, with j = 0 or 1. The corresponding quantum state which will hold the matrix A bit values is ψ A . The quantum state ψ A uses three (3) qubits to represent the four single bit values b ij , as well as the corresponding positions of the bits in the matrix.
|ψ A = |00 ⊗ |b 00 + |01 ⊗ |b 01 + |10 ⊗ |b 10 + |11 ⊗ |b 11 (1) ≡ |00b 00 + |01b 01 + |10b 10 + |11b 11 .
The symbol ⊗ is the tensor product operator and will be used to delineate groups of qubits within a quantum state. Quantum information notation often drops the tensor symbol to write the state as shown in the second line of Equation 1 . The first, leftmost qubit of the state represents the row within the matrix, corresponding to the i index. Similarly the second qubit represents the column, corresponding to the index j. The third, rightmost qubit represents the single bit value of the corresponding (row,column) matrix entry. As is traditional in quantum information, the overall quantum state normalization constant is dropped for readability. The overall state normalization constant is straightforward to compute and reinsert when necessary. For the state in Equation 1, the normalization constant is This document describes several families of data loading circuits. Each family is optimal under a different set of constraints. Each circuit family is given in order of circuit complexity, with a corresponding discussion. The material in this document is concerned with the gate based model of quantum computation and the circuits are presented in a gate based framework.
Circuit Family #1
The quantum circuit shown in Figure 2 loads a single classical bit into a qubit. In Figure  2 , double wires are classical wires conveying a classical bit value = {0,1}. Single wires are quantum wires along which quantum states or qubits move. The box with the X inside is a quantum bit flip gate. The quantum bit flip gate acts the same on quantum states as a classical inverter gate does on classical bits, reversing the value of the qubit. In both the classical and quantum scenario bit flip gate action, a "0" goes to a "1" and a "1" goes to a "0". In the circuit shown in Figure 2 , the quantum bit flip gate is a controlled gate. The control is a classical wire feeding into the top of the gate. The solid dot indicates the control wire for the corresponding box/gate action. If the classical control wire is a "0", then the bit flip gate is not executed. If the classical control wire is a "1", then the bit flip gate is executed. The circuit diagram data flow is always left to right in quantum circuits. 
{Bit = 0}
• Bit f lip gate is not executed.
|0 X |0
Figure 3: Loading a classical "0" bit into the |0 qubit quantum state.
In circuit family #1, each classical bit is stored in one qubit and requires the execution of one quantum gate to implement the classical bit loaded into a qubit storage operation. To better understand the asymptotic behavior of the size of the circuits and other aspects of the circuit families, let the total number of classical bits being loaded into the quantum computer be N . If the input data consists of N words where each word is P bits long, then the total number of bits N are { b i } ∈ {0, 1} with i = 1, 2, · · · , N = N P . The circuit
Figure 4: Loading a classical "1" bit into the |1 qubit quantum state.
shown in Figure 5 which is loading the N = N P classical bits will require a quantum state consisting of N = N P qubits to store these bits. Computationally, the circuit requires the execution of N = N P gates in parallel. The gate depth corresponds to the time the circuit will take to execute on the input data. The gate depth of the quantum circuit in Figure 5 is 1. The gate depth for all family #1 data loading quantum circuits is 1.
Loading N classical bits {b 1 , · · · , b N } into N qubits in a quantum circuit with a gate depth equal to one.
The N qubit quantum state ψ produced by the circuit is
A table of the resource requirements for each data loading circuit family will gradually be compiled. For circuit family #1 described in this section, the resource requirements are given in Table 1 : Resource requirements for data loading circuit family #1. N is the number of vector entries or words. Let N = 2 n . P is the number of bits per vector entry or word. The total number of classical bits is N = N P = 2 n P .
The quantum state shown in Equation 2 is not optimal for use as the input to a quantum algorithm exhibiting exponential speedup. Loading N classical bits into a quantum state composed of Log 2 ( N ) or fewer qubits is needed. This fact motivated the development of circuit family #2.
Circuit Family #2
Circuit family #1 loads N bits into a quantum state of size N using a gate depth of 1. The benefit of quantum circuits over classical circuits is the potential for the quantum circuit to exhibit exponential speedup in execution time, which translates to a logarithmic reduction in the gate depth. In order for this speedup to be possible, the size, meaning the number of qubits of the quantum state containing the relevant classical data, should be logarithmic in the number of classical bits being manipulated. That is, if there is no pattern or symmetry indicating preference among the incoming data items, then all the data must be considered equally. A circuit implementing a generic algorithm on N data items should have a gate depth which is logarithmic in N . For the case of N = 8 bits, the recursive exploration of the data is shown as a tree in Figure 6 .
The size of the circuit family #1 quantum state is N qubits, which is typically too large for quantum circuitry to use and still exhibit exponential speedup over classical circuitry. It is possible to pack N classical bits into a quantum state of size Log 2 (N ) qubits. Such a
Compute on Bits compression of the classical bit count is a key factor enabling quantum algorithm design for exponential speedup over classical algorithms. Circuit family #2 exhibits this logarithmic compression of classical bits into qubits. As a result, circuit family #2 is an enabling technology for the implementation of quantum algorithms exhibiting exponential speedup over classical algorithms. |ψ A = |ψ αβγ = |αβγ = |00 ⊗ |b 00 + |01 ⊗ |b 01 + |10 ⊗ |b 10 + |11 ⊗ |b 11 .
Key aspects of circuit family #2 are shown in Figure 7 and will be described in the next several sections.
More about quantum circuits
To understand the circuit shown in Figure 7 , more detail about the constituent gates must be given. Quantum circuits are composed of quantum gates. Quantum gates act linearly on their input. Therefore, knowing the action of any gate on all possible computational basis inputs suffices to completely characterize the gate. In this section, several gates will be described which are used in the circuit shown in Figure 7 .
The quantum Swap gate
The quantum swap gate shown in Figure 8 will be used extensively in the circuits to follow. 
The Controlled Swap gate
The controlled quantum swap gate (C-Swap or CS) is shown in Figure 10 . Whether two qubit states are swapped depends on the quantum state of a control line. The three qubit input state to the quantum circuit in Figure 10 is | q 1 q 2 q 3 = | 0 b 0 b 1 . The three qubit output state at the right hand side of the circuit in Figure 10 is the superposition shown in Equation 4.
where, as discussed previously, without loss of generality, the normalization coefficient, which in this case is
, has been dropped from Equation 4.
The Toffoli gate
The Toffoli gate is a Controlled-Controlled-Not gate (CCNot). It has two control lines and executes a bit flip on a third qubit if and only if the two control qubits are both in the |1 state. A controlled swap gate can be implemented with three Toffoli gates as shown in Figure 11 .
Figure 11: The controlled quantum swap gate using Controlled Controlled Nots (CCNot's), which are equivalent to Toffoli gates. A simplification of the circuit in Figure 11 using only one Toffoli gate and two Controlled-Not gates is shown in Figure 12 . A Toffoli gate can be decomposed into a sequence of one and two qubit gates. The circuit shown in Figure 13 is one such decomposition. The single qubit gate S in Figure 13 is the Phase gate, defined as S = 1 0 0 i , where i is the square root of
Figure 13: A two qubit gate implementation of the three qubit Toffoli (CCNot) gate.
Controlled Swaps of multiple qubits
Looking back at the recursive structure shown in Figure 7 , one notes the need for a quantum circuit which will swap into superposition more than two bits. Building upon the one qubit circuit shown in Figure 10 , a two qubit swap quantum circuit is shown in Figure 14 . The controlled swap of multiple pairs of qubits is used extensively in the quantum circuits to follow. A quantum circuit implementing the controlled swap of two pairs of qubits is shown in Figure 15 .
Reusing Discarded qubits
The quantum circuits shown in Figures 7, 10, 11, 12 and 15 all have Discarded qubits at the end of the computation. Ideally one would like to reuse the Discarded qubits later in the computation. However the Discarded qubits are typically entangled with other qubits in the circuit, complicating the reuse of the discarded qubits in other circuit blocks. The qubit reuse problem is shown in Figure 16 , which is the same circuit as Figure 10 on page 13 but with the qubit labels | q 1 , q 2 , q 3 added for clarity. 
Ideally, one would like to see the final circuit quantum state be as shown in Equation 6.
Given the single qubit junk state |junk in Equation 6 is in a tensor product with the remaining two qubit state |q 1 , q 2 , the junk state can be removed without affecting the |q 1 , q 2 state. The junk state can be reused as an ancilla or in some other role later in the computation without fear of impacting earlier completed computational operations. The removal and reuse of the junk qubit can occur even if there are classical correlations between the junk state |junk and the state |q 1 , q 2 . While entanglement between |junk and |q 1 , q 2 would allow a manipulation of |junk to affect the state of |q 1 , q 2 , correlations do not.
Returning to the quantum state in Equation 5 which is output by the circuit in 
In this situation, obtaining a q 3 measurement outcome of 0 would leave | q 1 q 2 = | 1 1 , which is not the desired | q 1 q 2 state of | q 1 q 2 = | 0 0 + | 1 1 . Similarly, obtaining a q 3 measurement outcome of 1 would leave | q 1 q 2 = | 0 0 , which again is not the desired
For the choice of b 0 = 0 and b 1 = 1 as in the measurement examples above, the desired form of | q 1 q 2 after a measurement of q 3 would leave | q 1 q 2 in the state | q 1 q 2 = | 0 0 + | 1 1 . The qubit reuse scenario requires post-processing of qubit q 3 so that measuring q 3 will not impact the remaining | q 1 q 2 superposition state, leaving | q 1 q 2 in the state | q 1 q 2 = | 0 b 0 + | 1 b 1 regardless of the measurement outcome of q 3 . Mathematically one would like a disentangling processing F producing a three qubit state as shown in Equation 8.
where q 3 represents the state of the third qubit after the disentangling process and | q 1 q 2 represents the state | q 1 q 2 q 3 with the state of q 3 traced out. The disentangling strategy allows Discarded qubits to be reused in the computation, lowering the overall number of qubits needed to implement the circuits to be discussed.
The inspiration for the disentangling approach is taken from Quantum Error Correction (QEC) techniques. In the circuit shown in Figure 17 , the three gates within the dashed box implement the disentangling operation referred to above as F, which is a parity checking function as implemented for a variety of quantum codes. The innovation is the implementation of error correction circuitry to enable qubit reuse in a computation. The three terminal Toffoli gate inside the dashed disentangling box F of Figure 17 can be decomposed into CNOT's and single qubit unitaries. Table 2 lists the quantum states at various points in the circuit shown in Figure 17 for the four cases b 0 = {0, 1} and b 1 = {0, 1}. The ancilla qubit |a is always |0 at the input of the circuit. As in quantum error correction protocols, the ancilla qubit is measuring the parity of b 0 and b 1 , which is equivalent to the sum a = b 0 ⊕ b 1 modulo 2.
Measuring the |q 3 qubit and the ancilla qubit |a indicates which of the four bit pairs {b 0 , b 1 } were loaded into the two qubit state | q 1 , q 2 . Unlike the situation in quantum error correction, the measurement of |q 3 and the ancilla qubit |a will not destroy the desired superposition of the remaining qubits. One already knows what b 0 and b 1 are from the original classical bit specification, so the measurement does not gain any additional information about b 0 and b 1 from the |q 3 and the ancilla qubit |a measurement outcomes.
The qubits | q 3 and | a can be measured or left untouched at the end of the disentangling circuit. In either case these qubits, either singly or together, can be used in later parts of the computation. The | q 3 and | a qubits have been stripped by the disentangling operation F of their entangled connection to the | q 1 q 2 qubit state.
The same approach can be used iteratively to remove multiple discarded qubits in a circuit. Referring to Figure 7 , one can apply the disentangling method to decouple all four (4) Figure 17 moving left to right. The final two qubit state | q 1 q 2 is shown in bold in the column labeled State after F.
of the discarded qubits and make these four qubits available to computational subcircuits downstream without influencing the three qubit superposition state | α β γ .
Optimizing the data flow from classical bits into quantum states
Information theory provides guidance on how to think about optimally transferring bits from the classical domain to the quantum domain using the minimum number of qubits and gates in the transfer operation. A block diagram of the transfer process is given in Figure 18 . Figure 18 : Classical to quantum data flow. The Red shaded boxes denote classical domain data. Green shaded boxes denote quantum data. The output quantum state is a product state:
The process of transferring bits from the classical domain to the quantum domain is a channel in information theoretic language. The picture of the data transfer dynamics is represented as shown in Figure 19 . Claude Shannon's channel capacity theorem, together with the source coding theorem, indicate that to optimize the classical to quantum transfer of data, one should compress the incoming bit stream to remove any redundancies among the input bits, transmit the compressed data through the channel, and decompress the data stream at the channel output to recover the original data bits. This sequence of operations is shown in Figure  20 .
Any improvement in data transfer rate depends on the compressibility of the incoming data stream. For incoming bits which are statistically Independent, Identically Distributed (IID) and equiprobable, there is no benefit to using a compression/decompression scheme. However, in other scenarios there will be a benefit. The improvement in data transfer performance can be quantified in terms of the number of bit to qubit stages such as shown in Figure 5 on page 8 needed to transfer N bits of information. For example, for IID classical bits for which binary 1's occur with probability p and 0's occur with probability 1 − p, with 0 < p 1 − p < 1, the compression parameter L defined above behaves as shown in Figure 23 . Working from the curve in Figure 23 . For N = 100 and p = 0.03, the number of stages needed in the circuit shown in Figure 5 is 20, yielding a savings in the number of front end qubits and gate count through the use of compression/decompression techniques of N − M = 80 qubits. This should be compared to approaches which do not use compression/decompression methods, which for the circuit shown in Figure 5 would require N = 100 qubit stages to transfer 100 uncompressed classical bits.
Computational Complexity of Compression and Decompression
Referring to the leftmost (Green) block in Figure 1 A proof that the O [ Log(N ) ] decompression bound is achievable proceeds as follows. Recall that although the data structures involved in the quantum decompression algorithm are qubits, the qubits are storing classical bit values and are in the pure state |0 or |1 at the beginning of the decompression circuit. This fact is due to the nature of the data loading circuitry shown in Figures 24 which serves to transfer the M compressed bits output from the classical compression algorithm from the classical domain into the quantum domain.
As the qubits |b k , k = 1, · · · , M , are individually either |0 or |1 , with no quantum superposition present, the orthogonality of the pure states single qubit |0 or |1 allows the quantum decompression algorithm and corresponding quantum decompression circuit to be classical compression/decompression algorithms to optimize the transfer of classical bits into qubits.
The recursive nature of Circuit Family #2
The circuit shown in Figure 7 on page 11 has a recursive structure which enables the asymptotic behavior of circuit family #2 to be extrapolated for large N . The recursive nature of the assembly of the quantum state 
Figure 25: The recursive assembly of the quantum state Ψ = |00b 00 + |01b 01 + |10b 10 + |11b 11 . The depth of the recursion is Log 2 (N ) = Log 2 (4) = 2.
Consideration of the recursive tree construction in Figure 25 allows for the calculation of the number of qubits needed, as well as the gate depth for assembling, a quantum state containing N classical bits.
Resource tabulation for Circuit Family #2
The general approach to loading N classical bits into Log 2 (N ) qubits is a generalization of the recursive method shown in Figure 25 for N = 2 2 . Without loss of generality for asymptotic calculations, let N be a power of 2 and define n such that N = 2 n . In this case there will be a total of n levels of recursion in the quantum circuit loading N classical bits into Log 2 (N ) qubits.
Asymptotic Quantum Gate Depth and Execution Time Resource
Calculation for Circuit Family #2
The data loading circuit depth must obey bounds compatible with the quantum algorithm to be implemented. For an exponential speedup over a classical polynomial complexity algorithm, the data loading circuit depth must scale ideally as O Log N and at most polylogarithmically in Log N . # of Hadamards = n = Log(N ).
Tallying all the gates in a generic family #2 circuit from start to finish yields the total gate depth.
The total gate depth is proportional to time. Therefore the asymptotic time scaling for circuit family #2 is O Log 2 { N } 2 , which is acceptable, but not ideal, for an exponential 2 See Figure 1 .
speedup quantum algorithm. Ideally one would like a gate depth which scales at most as O Log N .
Asymptotic Space (Qubit) Resource Calculation for Circuit Family #2
Looking at Figure 25 , note the left most tree level uses N qubits and the next level to the right utilizes N 2 additional qubits. Moving to the right, for generic N , each succeeding level additionally needs a number of qubits equal to half of the number of qubits of the previous level. There are a total number of n = Log 2 (N ) levels. Tabulating the total number of qubits used by circuit family #2 as a summation yields Equation 13.
Note the use of the finite sum identity k=n k=0
valid for |x| < 1, in Equations 13, 15 and 16.
The time and space tabulation for circuit family #2 added to the numbers in Table 1 Table 3 : Resource requirements for data loading circuit families #1 and #2. The total number of classical bits is N = 2 n . Note that -is the integer ceiling function. The circuit families 2 e and 2 ne stand for erasure and no erasure. The circuit family #2 variations differ in whether ancilla qubits are erased and available for reuse upon completion of the data loading circuitry. (* = Note that some or all of any remaining ancilla qubits at circuit completion may be entangled with the quantum state qubits.) circuit family #2 ne does not permit ancilla qubit reuse. However for circuit family #2 e , ancilla qubits are erased and these qubits are available for reuse in other portions of the circuit. In family #2
e qubits are reused as the master state ψ is constructed, decreasing the overall spatial (qubit) resource requirements for the data loading circuit. Table 4 : Resource requirements for data loading circuit families #1 and #2. The total number of classical bits is N = 2 n . Note that -is the integer ceiling function. The circuit families 2 e and 2 ne stand for erasure and no erasure. The erasure circuit family #2 e has additional circuitry to decouple discarded qubits from the circuit, erasing their contents and making the discarded qubits available for reuse. The circuit family #2 variations #2 e versus #2 ne differ only in whether ancilla qubits are erased and available for reuse at circuit completion. (* = Note that some or all of any remaining ancilla qubits at circuit completion may be entangled with the quantum state qubits.)
which is entered under the column labelled H in Table 4 for families #2 e and #2 ne . for the third time slice, and so on. This summation is shown in Equation 16 . Let b be a variable which will later be set to .
The number of Controlled
The summation result shown in Equation 18 is entered under the column labelled CSWAP in Table 4 for circuit families #2 e and #2 ne . As a check, note that when N = 4, then n = Log 2 (N ) = 2 and 2 N − n − 2 = 8 − 2 − 2 = 4. Referring to the N = 4 examples shown in Figures 7 and 25 , on pages 11 and 25 respectively, one may verify that the number of CSwap's is indeed 4.
The number of Controlled Not ≡ CNOT gate's
For circuit family #2
ne , the number of controlled Not gates is zero. Looking back to the quantum erasure circuit in Figure 17 , when the erasure circuitry of circuit family #2 e is included in the gate count, two controlled Not gates are used for every qubit discarded or erased. Since in circuit family #2 e the number of discarded and erased qubits is seen in Tables 3 and 4 to be 2 N − 2 − n, twice this number or 2 (2 N − 2 − n ) is entered in Table 4 under the Controlled Not gate count column.
The number of Toffoli gates ≡ CCNot gate's
For circuit family #2
ne , the number of Toffoli gates is zero.
3 Looking back to the quantum erasure circuit in Figure 17 , when the erasure circuitry of circuit family #2 e is included in the gate count, one Toffoli is used for every qubit which is discarded or erased. Since in circuit family #2 e the number of discarded and erased qubits is seen in Tables 3 and 4 to be 2 N − 2 − n, this is the number of Toffoli gates entered in Table 4 .
Circuit Family #3
Circuit family #2 presents the basic approach to data loading. In either of the two #2 circuit families, 2 e or 2 ne , the data loading circuit depth is the primary concern. Circuit family #3 reduces the CSwap gate depth for time slice #k from k to Log 2 ( k ). This reduction is implemented by using a tree-like circuit structure which enables parallel execution of the k CSwap's for the k'th time slice. The tree-like parallelization circuit takes a circuit of gate depth Log(k) to construct, thereby limiting the parallelization construction to a gate depth at time slice #k of Log 2 (k). Figure 26 demonstrates the circuit family #3 approach for the scenario of N = 8 classical bits. 5 Every gate within a time slice is executed simultaneously. Thus, in time slice #4 all four controlled swap's are executed in parallel. This is allowed as all four CSwap's act on qubits which are not involved with any other gate in that time slice. The tradeoff is that a circuit of gate depth Log 2 (k) is needed to set up the simultaneous execution of the four CSwap's in one time slice. This Log depth circuitry is shown in time slices # 2 and #3 in Figure 26. Focussing on qubits |a 0 , a 1 , a 2 , a 3 
Location in Circuit
Quantum State |a 0 , a 1 , a 2 , a 3
Before Time Slice #1 |0000
After Time Slice #1 (|0 + |1 ) ⊗ |000
After Time Slice #2 (|00 + |11 ) ⊗ |00
After Time Slice #3 |0000 + |1111 Figure 27 for parallelizing the CSwap's execution. The resulting four qubit state |a 0 , a 1 , a 2 , a 3 is a Shor Cat state. Time slices #5 and #6 serve to decouple the ancilla qubits a 1 , a 2 and a 3 from the remaining qubits, allowing a 1 , a 2 and a 3 to be used elsewhere in the circuit. Warning: Note that for ease of presentation the sequence of qubits in the ket shown in the rightmost column of Table 5 is different than the top → down sequence of qubits shown in the Figure 27 circuit.
Gate depth analysis for Circuit Family #3
As done earlier, without loss of generality, let N = 2 n be the total number of classical bits to be loaded into a quantum state. Circuit family #3 follows the same general recursion scheme of circuit family #2, but with additional ancilla circuitry. As in circuit family #2, the recursion is broken down into a total of n stages. From the circuits in Figures 26 and 27 , as well as the state transformations shown in Table 5 , the gate depth of each of the k stages can be calculated. For stage k, where k ∈ {1, 2, 3, · · · , n}, one time slice is dedicated to the Hadamard and one time slice is dedicated to executing all of the stage k CSwap's. In addition,
• |a 2 Ancilla qubits 
Since k=n k=1 k = n !, applying Stirling's approximation to first order yields Equation 22. Log 2 (k) = Log 2 (e) n Ln( n ),
where Ln( n ) is the natural logarithm of n, specifically Ln( n ) ≡ Log e (n). Rewrite Ln(n) = Log 2 (n) Log 2 (e) yielding k=n k=1
Log 2 (k) = n Log 2 ( n ).
Recall that n = Log 2 (N ) and one obtains 
where the fact that Log 2 Log 2 ( N ) grows very slowly with increasing N , as shown in the plot of Figure 28 , is used. Note that Log 2 Log 2 ( N ) is essentially a constant less than 10 in value for large, but finite, N in the numerical range of interest for the data loading circuitry. 
Summary
All the circuit families discussed in this document, in both the erasure and no erasure forms, have been simulated in the Quipper quantum computer simulation framework.
Quipper is a well known classical computer based software tool used by the quantum computing community as a test and verification framework for proposed quantum circuits and algorithms.
To summarize, the work presented in this document describes the following.
• A practical circuit family (#3) which loads N classical bits into a quantum data structure of size Log 2 (N ) qubits in a quantum circuit depth of O Log(N ) . Both this data structure size and this gate depth are critical requirements for generic quantum algorithms and circuits exhibiting exponential speedup over their classical algorithm and circuit counterparts.
• Classical compression with quantum decompression can ease the complexity and gate count of the data loading circuitry, while optimizing the transfer of bits into qubits. The design methodology described shows how classical compression/quantum decompression schemes can be designed using classical compression and decompression algorithms.
• Ancilla qubits are used in circuits detailed in this document, as well as in most circuits in the literature. Ancilla qubits are typically discarded after use, which means that in practice the ancilla qubits are preserved, but ignored, until the end of the computation [1] . In practice, rather than preserve but ignore these idle qubits until the completion of the computation, one would like to reuse these ancilla qubits so as to keep the spatial overhead (the # of qubits used by the computation and/or circuit) to a minimum. Section 2.5 of this document describes a procedure and associated family of quantum circuits which decouple discarded qubits from the main body of qubits in use during the computation, thereby enabling the discarded qubits to be reused later in the circuit and as a result minimizing overall spatial qubit usage in a quantum circuit computation.
